uelen 39894196dd
ci/woodpecker/push/test-workflow Pipeline was successful
Add verification section to design.pdf
2025-06-12 20:20:06 -07:00
2025-06-10 13:26:35 -07:00
2025-06-10 13:26:35 -07:00
2025-06-09 15:41:13 -07:00
S
Description
An FPGA video player
353 MiB
Languages
SystemVerilog 73.3%
Tcl 26.6%
Python 0.1%