Waylon Cude 927437e12c
All checks were successful
ci/woodpecker/push/test-workflow Pipeline was successful
Fixup to get main demo working
This adds some unnecessary stuff into the debug core  that I used to
troubleshoot. There are like 5 bugfixes here. Especially of note is the
low freq clock gen, I was trying to use modulo like you would do in a
computer program but it was too slow, so I had to move the logic around
a bunch.
2025-05-26 22:52:14 -07:00
2025-05-26 22:52:14 -07:00
2025-05-16 17:16:08 -07:00
2025-05-06 13:46:53 -07:00
2025-05-26 22:52:14 -07:00
Description
An FPGA video player
353 MiB
Languages
SystemVerilog 73.3%
Tcl 26.6%
Python 0.1%