Waylon Cude
2fde75a330
Some of this stuff should get split out into 7-segment logic probably, having logic in the top file seems like a bad call
12 lines
331 B
Systemverilog
12 lines
331 B
Systemverilog
// NOTE: This expects to be driven with a 100khz clock
|
|
module display_anode_driver(input logic clk, input logic reset, output logic [7:0] AN);
|
|
|
|
// This is just a shift register that drives each anode individually
|
|
always_ff @(posedge clk) begin
|
|
if (reset)
|
|
AN <= 1;
|
|
else
|
|
AN <= {AN[6:0], AN[7]};
|
|
end
|
|
endmodule
|