All checks were successful
ci/woodpecker/push/test-workflow Pipeline was successful
I think I did some funny math errors so new goal is 8-bit pcm
29 lines
859 B
Markdown
29 lines
859 B
Markdown
## Bugs I Found
|
|
|
|
### Audio Buffer
|
|
- Forgot to assign to a delay counter
|
|
|
|
### Debouncer
|
|
- Logic was fundamentally wrong
|
|
- Found multiple logic bugs with testbench and then assertions
|
|
|
|
### Display Converter
|
|
- Found a typo in a single digit
|
|
|
|
### Low Freq Clock Gen
|
|
- Was initially trying to do modulo at max clock speed, failing timing
|
|
|
|
|
|
### sd_rom
|
|
- ROM was getting totally optimized out and was doing nothing in simulation, and
|
|
didn't show up in synthesized design
|
|
- Timing issues, ROM was one cycle slower than expected, latching takes an extra
|
|
cycle too, had to rework state machines, there are a bonus 2 delay states when
|
|
starting and ending writes
|
|
|
|
### PWM
|
|
- major design problems
|
|
- clocked too slow
|
|
- initial goal of 16-bit audio isn't feasible because 100MHz isn't fast enough
|
|
to pwm based on a 16-bit counter, would give a sample rate of 1.5khz
|