Fixup on rom_sd flowchart
ci/woodpecker/push/test-workflow Pipeline was successful

This commit is contained in:
2025-06-03 22:36:01 -07:00
parent 0015a0d7bc
commit 2387fdbe3b
3 changed files with 14 additions and 14 deletions
+9 -9
View File
@@ -1,23 +1,23 @@
digraph rom_sd {
Reset [shape = doublecircle, label = "RESET\nbuffer_half = 0\nrom_address = 0\nrom_enable = 1\nbuf.addr=0\nready=0"];
Reset [shape = doublecircle, label = "RESET\nbuffer_half = 0\nrom_addr = 0\nrom_enable = 1\nbuffer.addra=0\nready=0"];
node [shape = circle];
Delay [label="DELAY\nrom_address++"];
WriteBuf [label="WRITEBUF\nbuf.ena=1\nbuf.data=rom_data\nbuf.addr++\nrom_addr++"];
EndWrite [label="ENDWRITE\nbuf.ena=1\nbuf.data=rom_data\nbuf.addr++\nready=1"];
Wait [label = "WAIT\nbuf.ena=0"];
Delay [label="DELAY\nrom_addr++"];
WriteBuf [label="WRITEBUF\nbuffer.ena=1\nbuffer.dina=rom_data\nbuffer.addra++\nrom_addr++"];
EndWrite [label="ENDWRITE\nbuffer.ena=1\nbuffer.data=rom_data\nbuffer.addra++\nready=1"];
Wait [label = "WAIT\nbuffer.ena=0"];
Reset -> Reset [label="reset"];
Reset -> Delay [label="!reset"];
Delay -> WriteBuf;
WriteBuf -> WriteBuf [label="buf.addr < 1023"]
WriteBuf -> EndWrite [label="buf.addr == 1023"]
WriteBuf -> WriteBuf [label="buffer.addra < 1023"]
WriteBuf -> EndWrite [label="buffer.addra == 1023"]
EndWrite -> Wait;
Wait -> Wait [label = "buffer_half == buf.address_half"]
Wait -> Delay [label = "buffer_half != buf.address_half"]
Wait -> Wait [label = "buffer_half == buffer.address_half"]
Wait -> Delay [label = "buffer_half != buffer.address_half"]
}
BIN
View File
Binary file not shown.

Before

Width:  |  Height:  |  Size: 107 KiB

After

Width:  |  Height:  |  Size: 113 KiB